RISC-V Processor on FPGA
Description
↩ tap to flipDesign project: implementation of a full three-stage RISC-V processor system, with caches, graphics acceleration, and external peripheral components. The design is mapped and demonstrated on an FPGA hardware platform.
↩ tap to flip back